Abstract-This paper proposes an eight-switch three-phase five-level current source inverter (CSI). The corresponding space vector modulation (SVM) strategy for the proposed CSI topology is also presented. Compared with other five-level CSI topologies, the proposed CSI inherits certain advantages of the full-bridge CSI with a shunt-connected hybrid power switch (i.e., the H7 CSI), simplifies the modulation method, and utilizes fewer power switches with an increased power density. These features make the proposed inverter cost-effective for CSI systems. Simulation and experimental results are provided, which validates the theoretical discussion and analysis.
I. INTRODUCTION
Inverter topologies can be categorized into voltage source inverters (VSI) and current source inverters (CSI). Until now, the VSI is still the dominant inverter topology. At the same time, the CSI has particularities in high power transmission systems and electric motor drives [1] , [2] . In this respect, the CSI topologies are also promising.
To reduce the requirement of bulky output filters, multilevel technologies have been introduced to VSI systems and many have also been commercialized, such as the neutral point clamped (NPC) multilevel inverters, flying capacitor (FC) multilevel inverters, cascaded H-bridge (CHB) multilevel inverters, and modular multilevel converters (MMC) [3] - [5] . On the other hand, the multilevel technology can be a great added value to CSI topologies. Benefits of multilevel current source inverters (MCSI) include the reduced current stress on each semiconductor switch and high-quality output, which is important for medium-/highvoltage drive applications [6] . In recent years, many attempts have been made to improve the multilevel CSI technologies. Embedded MCSI topologies were proposed in [7] , which are suitable for high power applications. In [8] , a paralleled MCSI with an independent DC-link was introduced, and the corresponding modulation schemes were proposed in [9] and [10] . Moreover, the paralleled MCSI with a shared DC-link was presented in [11] . In addition, some variants like the multi-rating MCSI [12] and buck-boost MCSI [13] were discussed. A current source modular multilevel converter (CS-MMC) was proposed in [14] , using numerous inductorbased current source cells connected in parallel.
In light of the above, this paper first reviews the general configuration characteristics of different topologies in MCSIs. Accordingly, an eight-switch based three-phase fivelevel CSI topology is proposed. The corresponding space vector modulation (SVM) strategy as well as its operational principle is also presented and discussed. This enables that the eight-switch CSI can operate like a five-level converter, but achieves fewer power switches, lower hardware costs, and higher power density. The SVM scheme is much simpler than the conventional methods.
II. PROPOSED FIVE-LEVEL CSI TOPOLOGY

A. State-of-the-art of three-phase five-level CSI solutions
As mentioned previously, the three-phase MCSI topologies mainly include the single-rating inductor MCSI, multi-rating inductor MCSI, paralleled H-bridge MCSI, buck-boost MCSI, and CS-MMC systems. [15] , which consists of two H6 converters. This MCSI topology usually has a symmetric topology, where the top and bottom inductors are connected to the DC rail. Notably, the inductors have the same current rating, and the symmetric structure is adopted to attenuate the EMI emissions. Moreover, it can reduce the current ripple. Notably, these single-rating inductors (L11, L12, L21, and L22) can be replaced with interphase inductors, and this further 978-1-4799-7312-5/18/$31.00 ©2018 IEEEcontributes to a reduction of current ripples and the system volume [11] .
The multi-rating inductor MCSI and paralleled H-bridge MCSI can be derived from the single-rating MCSI. The multi-rating inductors can split the input current [16] , but it may induce circulating currents. Hence, the parallel H-bridge MCSI with two independent current sources was introduced in [17] . It addresses the circulating current issue, but in practice, the implementation is very challenging. Furthermore, the buck-boost five-level MCSI was presented to extend the operating range in [13] . However, the power switches in series with the current source limits its applications. The CS-MMC topology was proposed in [14] , which utilizes much more power devices and inductors than other solutions, making it not very feasible in terms of component counts. Actually, the five-level SVM strategy for these MCSI topologies is mainly to control the switching combinations of the two H6 converters and generates suitable space vectors at the output. The space vectors can be classified into four types: zero, small, medium, and large, which are shown in Fig. 2 [10] , [11] . The modulation has 81 combinations for five-level CSI systems, which makes it very complicated and difficult to control in practice.
B. Proposed eight-switch five-level CSI topology
An eight-switch three-phase five-level CSI is thus proposed, as shown in Fig. 3 . It can be observed that two boost-type branches are connected in parallel between the current source and the H6 converter. Two extra power switches, S7 and S8, are self-commutating devices. Diodes D7 and D8 are connected in series with S7 and S8 to ensure reliable reverse voltage-blocking. These two shunt-connected switches are used to bypass the input current of the rear-end H6 inverter. The proposed topology shares certain features with the H7 CSI in [18] . Inductors Ldc1 and Ldc2 have the same current rating, but interphase inductors can also be adopted [11] . In the proposed topology, diodes D9 and D10 are used to prevent the circulating current.
In the proposed CSI, the input current of the rear-end inverter has three states: zero, 0.5Idc, and Idc. Accordingly, there will be 37 switching combinations in theory. Among these, some are redundant such as [S1, S4, S7, S8]. When excluding these redundant combinations and considering the discharging period of the two inductors, the modulation states of the proposed eight-switch five-level CSI can be simplified into 13 vectors, which are listed in Table I . The proposed CSI utilizes only eight power switches but generates a five-level output current, which significantly reduces the hardware cost and simplifies the control.
III. MODULATION STRATEGY OF THE PROPOSED CSI
A. Space vector implementation and region division
As listed in Table I , the vectors can be classified as large, small, and zero. Large vectors are the same as those for the conventional H6 CSI, where only one upper-arm switch (S1, S3, S5) and one-lower arm switch (S4, S6, S2) are turned ON, leading to the output current being Idc. When one of S7 or S8 is turned ON, it performs as the small vector, whose output current will be 0.5Idc. The zero vector is generated by switching ON S7 and S8, which bypasses all the output current.
To make a proper switching sequence, the modulation should follow the principle: a) always using the three nearest Therefore, in this paper, the modulation in each sector is divided into five regions, as exemplified in Fig. 4 for Sector I. Region 1 is defined within {IS6, IS1, I0}, which is the same as that of other five-level SVM schemes. When the modulation index ma is less than 0.5, the reference will rotate in this region (modulated with zero and small vectors) and the equivalent commutation will be the same as that for the H7 CSI in [18] .
The other four parts have a center point. The vector composition will be: Region 2 within {IL6, IS1, IS6}, Region 3 within {IL6, IL1, IS6}, Region 4 within {IS6, IL1, IS1}, and Region 5 within {IL6, IL1, IS1}. It should be noted that there is no medium vector like [S1, S2; S1, S6] in the conventional five-level SVM, since the current can only flow through two phase legs in one converter bridge. The overall space vector diagram for the proposed eight-switch five-level CSI can be divided into 30 regions, as shown in Fig. 5 .
B. Dwell Time and Feature Analysis
Taking Region 2 of Sector I as an example, the dwell time of each vector is calculated. In this region, the reference should be synthesized with IL6, IS1 and IS6, as seen in Fig. 4 . These vectors can be expressed as (1) and the reference vector Iref can be synthesized using (2): 
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where ma is the modulation index, TS is the switching period, and Ta, Tb, and Tc refer to the corresponding dwell time of vectors IL6, IS1 and IS6. In a similar way, all dwell time can be calculated, and the resultant dwell time in Sector I has been shown in Table II .
Compared with the prior-art three-phase five-level CSIs, one feature of the proposed CSI topology is that it utilizes fewer power switching devices. That is, the eight-switch CSI topology does not require two H6 converters (i.e., in total, a minimum of 12 power switches), but eight power devices to generate a five-level output. In addition, the SVM method for the proposed CSI is much simpler, which avoids the complicated combinations of the dual converters (i.e., conventional five-level topologies). In addition, compared with the conventional H6 CSI, which is a three-level converter, the proposed eight-switch CSI does not require many components. It has a similar hardware cost and system volume with the H6 CSI, while performing as a five-level converter.
For the current stress, the current rating through the additional switch S7 or S8 is half of that in the rear-end switches (S1-S6). It means that the switches S1-S6 can be relatively high power but cheap devices, while S7 and S8 can be high-performance devices with low current ratings. This feature enables a cost-effective customization according to the CSI applications. Furthermore, it gives a possibility to improve the efficiency. Nevertheless, the proposed eightswitch five-level CSI can operate in two modes. When the modulation index ma is less than 0.5, the entire converter will behave as the H7 CSI presented in [18] . It has been discussed and demonstrated in [18] that, even if only S7 is a silicon carbide (SiC) MOSFET (i.e., S1-S6 are silicon IGBTs), the entire inverter can operate like an all-SiC converter, leading to a higher efficiency. This is benefited from the additional switch S7. On the other hand, if the modulation index ma is higher than 0.5, the rear-end power switches (S1-S6) are also able to operate with a current level of 0.5Idc. Considering fewer power devices as well as switching counts, the power losses in the proposed eight-switch five-level CSI can be lower than the conventional solutions. Thus, in all, the proposed topology may have a higher efficiency than its counterparts do.
IV. PERFORMANCE EVALUATION
Referring to Fig. 3 , a simulation model has been built up in MATLAB to evaluate the performance of the proposed eight-switch five-level CSI topology. The system parameters are listed in Table III . The DC source is maintained at 10 A in the simulations. Resistors are adopted as the loads with AC output capacitor filters. Fig. 6 compares the output currents of the conventional H6 CSI and the proposed converter, where the AC output filters (i.e., capacitors) are removed. It can be seen in Fig. 6 that the proposed eight-switch CSI topology achieves a fivelevel output current as expected, while the H6 CSI only gives three levels. When the AC capacitor filters are added, the output current and voltage of the proposed CSI are shown in Fig. 7 , which indicates that the output is close to sinusoidal (i.e., low harmonics). This is further validated through the fast Fourier transform (FFT) analysis of the output currents (see Fig. 6 ), as shown in Fig. 8 . Observations in Fig. 8 indicate that the 5th and 7th order harmonic components in the proposed CSI are lower than the conventional H6 CSI with the SVM scheme. More specially, the 5th order harmonic component is reduced from 0.68% to 0.04%, and the 7th order harmonic component is maintained at 0.12%, which is 0.29% for the H6 CSI topology. At the same time, the total harmonic distortion (THD) level of the eight-switch five-level CSI is 0.58%, while it is 0.98% for the conventional H6 CSI topology with the SVM scheme. Therefore, it is validated that the proposed eight-switch fivelevel CSI has better performances over the conventional H6 CSI in terms of high-quality output currents and low requirement on the output filter.
Additionally, a downscale experimental prototype has been built up to further validate the performance of the proposed eight-switch five-level CSI topology. Fig. 9 shows the experimental setup. In the control board, the region judgement and the dwell time calculation are implemented in a Digital Signal Processor (DSP, TMS320F28335). An FPGA of xc3s500e from XILINX Spartan3E is adopted to (Fig. 6) harmonic components of the conventional H6 CSI and the proposed eight-switch five-level CSI. implement the switching selection and driving pulses. Power switches S7 and S8 (part no.: C2M0160120D) are SiC devices from CREE, while the other power devices S1-S6 are silicon IGBT devices from Infineon (part no.: IKW20N60T). All the power diodes are from CREE (part no.: C2D20120D).
With the proposed SVM scheme discussed in Section III, the gating sequences for S2, S6, S7, and S8 are shown in Fig.  10 . Clearly, the extra power devices S7 and S8 are switched more frequently than the other power switches in the proposed converter. However, the use of SiC power devices for S7 and S8 will not compromise the entire system efficiency. Furthermore, the phase-A output voltage, output current, input current, and the FFT analysis of the output current are shown in Fig. 11 . As expected, the output current and voltage are almost purely sinusoidal with very low harmonics. This validates that the proposed system can achieve a high-quality output with a smaller number of power devices compared to the prior-art MCSI topologies.
V. CONCLUSION
This paper first gave a brief overview of the existing MCSI solutions, and then proposed an eight-switch threephase five-level CSI topology. The space vector modulation strategy as well as its operational principle was presented in details for the proposed CSI. In addition, the operation features and superior advantages of the proposed CSI have been discussed. Compared with the state-of-the-art MCSI topologies, the proposed eight-switch five-level CSI can operate with a simpler SVM scheme and utilizes fewer power switches, but achieves less hardware costs and higher power density. In contrast to the conventional H6 CSI topology with the same power rating, the proposed solution has a better output capability in terms of lower harmonics. Meanwhile, a comparable hardware cost and overall system volume have been achieved by the proposed eight-switch five-level topology. It can be a promising solution for CSI applications. 
